These 18-bit universal bus transceivers can be operated in transparent, latched or clock modes by combining D-type
latches and D-type flip-flops. Data flow in each direction is controlled by output enable (OEAB and OEBA\), latch enable
(LEAB and LEBA), and clock inputs (CLKAB and CLKBA). For A-to-B data flow, the device operates in transparent mode
when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOWlogic level. If LEAB is LOW,
the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. OEAB performs the output
enable function on the B port. Data flow from B-to-A is similar to that of A-to-B and is controlled by OEBA\, LEBA, and CLKBA.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
The CY74FCT16501T is ideally suited for driving high-capacitance loads and low-impedance backplanes.
The CY74FCT162501T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the
need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The
CY74FCT162501T is ideal for driving transmission lines.
The CY74FCT162H501T is a 24-mA balanced output part, that has "bus hold" on the data inputs. The device retains the input\x92s
last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents
View product folder