See datasheet for actual packaging/pinout drawings

Package | PIN:

D | 16


M (-55 to 125)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 0.59
10 - 24 $ 0.52
25 - 99 $ 0.47
100 - 249 $ 0.40
250 - 499 $ 0.37
500 - 749 $ 0.28
750 - 999 $ 0.22
1000 - 9999 $ 0.19
  View datasheet for CD74HC166M96 View product folder for CD74HC166M96

Adjust your quantity during checkout

CD74HC166M96-High Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

The ’HC166 and ’HCT166 8-bit shift register is fabricated with silicon gate CMOS technology. It possesses the low power consumption of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky device.

The ’HCT166 is functionally and pin compatible with the standard ’LS166.

The 166 is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOW Parallel Enable (PE\) input. When the PE\ is LOW one setup time before the LOW-to-HIGH clock transition, parallel data is entered into the register. When PE\ is HIGH, data is entered into the internal bit position Q0 from Serial Data Input (DS), and the remaining bits are shifted one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clock transition. For expansion of the register in parallel to serial converters, the Q7 output is connected to the DS input of the succeeding stage.

The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable (CE\) input. The pin assignment for the CP and CE\ inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of CE\ input should only take place while the CP is HIGH for predictable operation.

A LOW on the Master Reset (MR\) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00