See datasheet for actual packaging/pinout drawings

Package | PIN:

N | 16


M (-55 to 125)

ECO Plan:

Pb-Free (RoHS)

TI Store Price:

1 - 9 $ 2.45
10 - 24 $ 2.20
25 - 99 $ 2.04
100 - 249 $ 1.78
250 - 499 $ 1.64
500 - 749 $ 1.38
750 - 999 $ 1.13
1000 - 9999 $ 1.04
  View datasheet for CD74HC7046AE View product folder for CD74HC7046AE

Adjust your quantity during checkout

CD74HC7046AE-High Speed CMOS Logic Phase-Locked Loop with VCO and Lock Detector

The CD74HC7046A and CD74HCT7046A high-speed silicon-gate CMOS devices, specified in compliance with JEDEC Standard No. 7A, are phase-locked-loop (PLL) circuits that contain a linear voltage-controlled oscillator (VCO), two-phase comparators (PC1, PC2), and a lock detector. A signal input and a comparator input are common to each comparator. The lock detector gives a HIGH level at pin 1 (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 15 (CLD) and pin 8 (Gnd). For a frequency range of 100kHz to 10MHz, the lock detector capacitor should be 1000pF to 10pF, respectively.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 7046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00