See datasheet for actual packaging/pinout drawings

Packaging

Package | PIN:

D | 14

Temp:

M (-55 to 125)

ECO Plan:

Green (RoHS & no Sb/Br)

CD74HC73M96


High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset

TI Store Price:

 
 
Qty.Price
1 - 9 $ 0.68
10 - 24 $ 0.59
25 - 99 $ 0.53
100 - 249 $ 0.47
250 - 499 $ 0.41
500 - 749 $ 0.31
750 - 999 $ 0.23
1000 - 9999 $ 0.18

Adjust your quantity during checkout

Texas Instruments CD74HC73M96

The ’HC73 and CD74HCT73 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

These flip-flops have independent J, K, Reset and Clock inputs and Q and Q\ outputs. They change state on the negative-going transition of the clock pulse. Reset is accomplished asynchronously by a low level input. This device is functionally identical to the HC/HCT107 but differs in terminal assignment and in some parametric limits.

The HCT logic family is functionally as well as pin compatible with the standard LS logic family.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00