See datasheet for actual packaging/pinout drawings

Package | PIN:

RGZ | 48

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 10.67
10 - 24 $ 9.92
25 - 99 $ 9.58
100 - 249 $ 8.36
250 - 499 $ 7.96
500 - 749 $ 7.33
750 - 999 $ 6.52
1000 - 9999 $ 6.52
  View datasheet for CDCLVD1216RGZT View product folder for CDCLVD1216RGZT

Adjust your quantity during checkout

CDCLVD1216RGZT-Low Jitter, 2-Input Selectable 1:16 Universal-to-LVDS Buffer

The CDCLVD1216 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to 16 pairs of differential LVDS clock outputs (OUT0, OUT15) with minimum skew for clock distribution. The CDCLVD1216 can accept two clock sources into an input multiplexer. The inputs can either be LVDS, LVPECL, or LVCMOS.

The CDCLVD1216 is specifically designed for driving 50 Ω transmission lines. If driving the inputs in single ended mode, the appropriate bias voltage (VAC_REF) should be applied to the unused negative input pin.

The IN_SEL pin selects the input which is routed to the outputs. If this pin is left open it disables the outputs (static). The part supports a fail safe function. It incorporates an input hysteresis, which prevents random oscillation of the outputs in absence of an input signal.

The device operates in 2.5 V supply environment and is characterized from –40°C to 85°C (ambient temperature). The CDCLVD1216 is packaged in small 48-pin, 7mm × 7mm QFN package.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00