See datasheet for actual packaging/pinout drawings

Packaging

Package | PIN:

VF | 32

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

CDCLVP110VF


1:10 LVPECL/HSTL to LVPECL Clock Driver

TI Store Price:

 
 
Qty.Price
1 - 9 $ 12.62
10 - 24 $ 11.50
25 - 99 $ 10.38
100 - 249 $ 9.54
250 - 499 $ 8.70
500 - 749 $ 7.85
750 - 999 $ 7.13
1000 - 9999 $ 6.60

Adjust your quantity during checkout

Texas Instruments CDCLVP110VF

The CDCLVP110 clock driver distributes one differential clock pair of either LVPECL or HSTL (selectable) input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP110 can accept two clock sources into an input multiplexer. The CLK0 input accepts either LVECL/LVPECL input signals, while CLK1 accepts an HSTL input signal when operated under LVPECL conditions. The CDCLVP110 is specifically designed for driving 50-Ω transmission lines.

The VBB reference voltage output is used if single-ended input operation is required. In this case the VBB pin should be connected to CLK0 and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP110 is characterized for operation from –40°C to 85°C.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00