See datasheet for actual packaging/pinout drawings

Package | PIN:

RHB | 32

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 10.39
10 - 24 $ 9.66
25 - 99 $ 9.32
100 - 249 $ 8.15
250 - 499 $ 7.75
500 - 749 $ 7.13
750 - 999 $ 6.40
1000 - 9999 $ 6.38
  View datasheet for CDCLVP215RHBT View product folder for CDCLVP215RHBT

Adjust your quantity during checkout

CDCLVP215RHBT-Dual 1:5 High Speed LVPECL Fan Out Buffer

The CDCLVP215 clock driver distributes two times one differential clock pair of LVPECL, (CLKA, CLKB) to 5 pairs of differential LVPECL clock (QA0..QA4, QB0..QB4) outputs with minimum skew for clock distribution. The CDCLVP215 specifies low output-to-output skew. The CDCLVP215 is specifically designed for driving 50- transmission lines. When an output pair is not used, leaving it open is recommended to reduce power consumption. If only one of the output pairs is used, the other output pair must be identically terminated to 50 .

The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin should be connected to CLKA or CLKB and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP215 is characterized for operation from –40°C to 85°C.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00