See datasheet for actual packaging/pinout drawings

Packaging

Package | PIN:

DBQ | 24

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

CDCR83ADBQ


Direct Rambus™ Clock Generator

TI Store Price:

 
 
Qty.Price
1 - 9 $ 5.61
10 - 24 $ 5.06
25 - 99 $ 4.65
100 - 249 $ 4.16
250 - 499 $ 3.84
500 - 749 $ 3.39
750 - 999 $ 3.00
1000 - 9999 $ 2.60

Adjust your quantity during checkout

Texas Instruments CDCR83ADBQ

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory applications.

The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK boundary without incurring additional latency.

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 400 MHz with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for systems where synchronization between the Rambus clock and a system clock is not required. Test modes are provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a high-impedance state for board testing.

The CDCR83A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCR83A is characterized for operation over free-air temperatures of –40°C to 85°C.

View datasheet
View product folder
Order SummaryEdit >
DS90UB913ATRTVTQ1 (1)$0.00
DS90UB914ATRHSTQ1 (1)$0.00
LM34919BQTL/NOPB (1)$0.00
LP3907QSQ-JXI7/NOPB (1)$0.00
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00