See datasheet for actual packaging/pinout drawings

Package | PIN:

D | 8


I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 3.38
10 - 24 $ 3.03
25 - 99 $ 2.82
100 - 249 $ 2.45
250 - 499 $ 2.26
500 - 749 $ 1.90
750 - 999 $ 1.56
1000 - 9999 $ 1.43
  View datasheet for CDCVF2505D View product folder for CDCVF2505D

Adjust your quantity during checkout

CDCVF2505D-PLL Clock Driver for Synch. DRAM & Gen. Purp. Apps W/Spread Spectrum Compatibility, Power Down Mode

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. This device uses a PLL to precisely align the output clocks (1Y[0-3] and CLKOUT) to the input clock signal (CLKIN) in both frequency and phase. The CDCVF2505 operates at 3.3 V and also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs provides low-skew, low-jitter copies of CLKIN. Output duty cycles are adjusted to 50 percent, independent of duty cycle at CLKIN. The device automatically goes into power-down mode when no input signal is applied to CLKIN.

The loop filter for the PLLs is included on-chip. This minimizes the component count, space, and cost.

The CDCVF2505 is characterized for operation from –40°C to 85°C.

Because it is based on the PLL circuitry, the CDCVF2505 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN, and following any changes to the PLL reference.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00