See datasheet for actual packaging/pinout drawings

Package | PIN:

D | 16


I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 4.30
10 - 24 $ 3.88
25 - 99 $ 3.61
100 - 249 $ 3.16
250 - 499 $ 2.97
500 - 749 $ 2.52
750 - 999 $ 2.13
1000 - 9999 $ 2.03
  View datasheet for CDCVF25081D View product folder for CDCVF25081D

Adjust your quantity during checkout

CDCVF25081D-1:8 3.3-V Phase Lock Loop Clock Driver

The CDCVF25081 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks to the input clock signal. The CDCVF25081 operates from a nominal supply voltage of 3.3 V. The device also includes integrated series-damping resistors in the output drivers that make it ideal for driving point-to-point loads.

Two banks of four outputs each provide low-skew, low-jitter copies of CLKIN. All outputs operate at the same frequency. Output duty cycles are adjusted to 50%, independent of duty cycle at CLKIN. The device automatically goes into power-down mode when no input signal is applied to CLKIN and the outputs go into a low state. Unlike many products containing PLLs, the CDCVF25081 does not require an external RC network. The loop filter for the PLL is included on-chip, minimizing component count, space, and cost.

Because it is based on a PLL circuitry, the CDCVF25081 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency signal at CLKIN and any following changes to the PLL reference.

The CDCVF25081 is characterized for operation from -40°C to 85°C.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00