See datasheet for actual packaging/pinout drawings

Package | PIN:

PN | 80


I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 16.06
10 - 24 $ 14.94
25 - 99 $ 14.41
100 - 249 $ 12.59
250 - 499 $ 11.98
500 - 749 $ 11.03
750 - 999 $ 9.90
1000 - 9999 $ 9.87
  View datasheet for DS92LV16TVHG/NOPB View product folder for DS92LV16TVHG/NOPB

Adjust your quantity during checkout

DS92LV16TVHG/NOPB-16-Bit Bus LVDS Serializer/Deserializer - 25 - 80 MHz

The DS92LV16 Serializer/Deserializer (SERDES) pair transparently translates a 16–bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 16-bit, or less bus over PCB traces and cables by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

This SERDES pair includes built-in system and device test capability. The line loopback and local loopback features provide the following functionality: the local loopback enables the user to check the integrity of the transceiver from the local parallel-bus side and the system can check the integrity of the data transmission line by enabling the line loopback.

The DS92LV16 incorporates BLVDS signaling on the high-speed I/O. BLVDS provides a low power and low noise environment for reliably transferring data over a serial transmission path. The equal and opposite currents through the differential data path control EMI by coupling the resulting fringing fields together.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00