See datasheet for actual packaging/pinout drawings

Package | PIN:

FN | 44


C (0 to 70)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 9.89
10 - 24 $ 8.90
25 - 99 $ 8.31
100 - 249 $ 7.45
250 - 499 $ 6.95
500 - 749 $ 6.05
750 - 999 $ 5.24
1000 - 9999 $ 5.13
  View datasheet for PC16552DV/NOPB View product folder for PC16552DV/NOPB

Adjust your quantity during checkout

PC16552DV/NOPB-Dual Universal Asynchronous Receiver/Transmitter with FIFOs

The PC16552D is a dual version of the PC16550D Universal Asynchronous Receiver/Transmitter (UART). The two serial channels are completely independent except for a common CPU interface and crystal input. On power-up both channels are functionally identical to the 16450*. Each channel can operate with on-chip transmitter and receiver FIFOs (FIFO mode) to relieve the CPU of excessive software overhead. In FIFO mode each channel is capable of buffering 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) of data in both the transmitter and receiver. All the FIFO control logic is on-chip to minimize system overhead and maximize system efficiency.

Signalling for DMA transfers is done through two pins per channel (TXRDY# and RXRDY#). The RXRDY# function is multiplexed on one pin with the OUT 2# and BAUDOUT functions. The CPU can select these functions through a new register (Alternate Function Register).

Each channel performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of each channel at any time. Status information reported includes the type and condition of the transfer operations being performed by the DUART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The DUART includes one programmable baud rate generator for each channel. Each is capable of dividing the clock input by divisors of 1 to (216 - 1), and producing a 16 × clock for driving the internal transmitter logic. Provisions are also included to use this 16 × clock to drive the receiver logic. The DUART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.

The DUART is fabricated using National Semiconductor's advanced M2CMOS™.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $15.00
Shipping & Handling: -
Total (USD): $15.00