See datasheet for actual packaging/pinout drawings

Packaging

Package | PIN:

PAP | 64

Temp:

T (-40 to 105)

ECO Plan:

Green (RoHS & no Sb/Br)

SN65DSI83TPAPRQ1


Automotive Single-Channel MIPI® DSI to Single-Link LVDS Bridge

TI Store Price:

 
 
Qty.Price
1 - 9 $ 11.48
10 - 24 $ 10.33
25 - 99 $ 9.41
100 - 249 $ 8.49
250 - 499 $ 7.71
500 - 749 $ 6.79
750 - 999 $ 6.01
1000 - 9999 $ 5.22

Adjust your quantity during checkout

Texas Instruments SN65DSI83TPAPRQ1

The SN65DSI83-Q1 DSI-to-LVDS bridge features a single-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1 Gbps per lane and a maximum input bandwidth of 4 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data-stream to an LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Single-Link LVDS with four data lanes per link.

The SN65DSI83-Q1 device can support up to WUXGA 1920 × 1200 at 60 frames per second, at 24 bpp with reduced blanking. The SN65DSI83-Q1 device is also suitable for applications using 60 fps 1366 × 768/1280 × 800 at 18 bpp and 24 bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

The SN65DSI83-Q1 device is implemented in a small outline 10-mm × 10-mm HTQFP package with a 0.5-mm pitch, and operates across a temperature range from –40°C to +105°C.

View datasheet
View product folder
Order SummaryEdit >
DRV8312DDWR (1)$0.00
TPS54160DGQ (1)$0.00
ISO7241CDW (1)$0.00
ISO1050DUBR (1)$0.00
OPA365AID (1)$0.00
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00