See datasheet for actual packaging/pinout drawings

Package | PIN:

PAP | 64

Temp:

T (-40 to 105)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 10.35
10 - 24 $ 9.31
25 - 99 $ 8.69
100 - 249 $ 7.80
250 - 499 $ 7.28
500 - 749 $ 6.33
750 - 999 $ 5.48
1000 - 9999 $ 5.37
  View datasheet for SN65DSI84TPAPRQ1 View product folder for SN65DSI84TPAPRQ1

Adjust your quantity during checkout

SN65DSI84TPAPRQ1-Automotive Single Channel MIPI® DSI to Dual-Link LVDS Bridge

The SN65DSI84-Q1 DSI-to-LVDS bridge features a single-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1 Gbps per lane and a maximum input bandwidth of 4 Gbps. The bridge decodes MIPI® DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data-stream to an LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a dual-link LVDS or single-link LVDS with four data lanes per link.

The SN65DSI84-Q1 device is well suited for WUXGA (1920 × 1080) at 60 frames per second (fps) with up to 24 bits-per-pixel (bpp). Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

The SN65DSI84-Q1 device is implemented in a small outline 10 mm × 10 mm HTQFP package with a
0.5-mm pitch, and operates across a temperature range from –40°C to 105°C.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00