See datasheet for actual packaging/pinout drawings

Packaging

Package | PIN:

ZQE | 64

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

SN65DSI85ZQER


Dual-Channel MIPI® DSI to Dual-Link FlatLink™ LVDS Bridge

TI Store Price:

 
 
Qty.Price
1 - 9 $ 8.78
10 - 24 $ 8.00
25 - 99 $ 7.22
100 - 249 $ 6.63
250 - 499 $ 6.05
500 - 749 $ 5.23
750 - 999 $ 4.52
1000 - 9999 $ 3.90

Adjust your quantity during checkout

Texas Instruments SN65DSI85ZQER

The SN65DSI85 DSI to FlatLink bridge features a dual-channel MIPI D-PHY receiver front-end configuration with 4 lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 8 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data stream to a FlatLink compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Dual-Link LVDS, Single-Link LVDS, or two Single-Link LVDS interface(s) with four data lanes per link.

The SN65DSI85 is well suited for WQXGA (2560 × 1600) at 60 frames per second, as well as 3D Graphics at WUXGA and True HD (1920 × 1080) resolutions at an equivalent 120 fps with up to 24 bits-per-pixel. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

Designed with industry-compliant interface technology, the SN65DSI85 is compatible with a wide range of micro-processors, and is designed with a range of power management features including low-swing LVDS outputs, and the MIPI® defined ultra-low power state (ULPS) support.

The SN65DSI85 is implemented in a small outline 5-mm × 5-mm PBGA at 0.5-mm pitch package, and operates across a temperature range from –40ºC to 85ºC.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00