See datasheet for actual packaging/pinout drawings

Packaging

Package | PIN:

ZQE | 64

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

SN65DSI86ZQER


Dual-Channel MIPI® DSI to Embedded DisplayPort™ (eDP ) Bridge

TI Store Price:

 
 
Qty.Price
1 - 9 $ 11.78
10 - 24 $ 10.38
25 - 99 $ 9.54
100 - 249 $ 8.86
250 - 499 $ 8.08
500 - 749 $ 7.13
750 - 999 $ 6.34
1000 - 9999 $ 5.61

Adjust your quantity during checkout

Texas Instruments SN65DSI86ZQER

The SN65DSI86 DSI to embedded DisplayPort (eDP) bridge features a dual-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1.5 Gbps per lane and a maximum input bandwidth of 12 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data stream to a DisplayPort with up to four lanes at either 1.62 Gbps, 2.16 Gbps, 2.43 Gbps, 2.7 Gbps, 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps.

The SN65DSI86 is well suited for WQXGA at 60 frames per second, as well as 3D graphics at 4K and true HD (1920 × 1080) resolutions at an equivalent 120 fps with up to 24 bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and DisplayPort interfaces.

Designed with industry compliant interface technology, the SN65DSI86 is compatible with a wide range of microprocessors, and is designed with a range of power management features, including panel refresh support, and the MIPI defined ultralow power state (ULPS) support.

The SN65DSI86 is implemented in a small outline, 5-mm × 5-mm, MicroStar Junior ball-grid array (BGA) at 0.5-mm pitch package, and operates across a temperature range from –40°C to +85°C.

In the rest of this document, the SN65DSI86 is referred to as SN65DSI86 . Anytime SN65DSI86 is used, then that particular sentence or feature only refers to that specific part.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00