See datasheet for actual packaging/pinout drawings

Package | PIN:

DL | 56


I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 3.74
10 - 24 $ 3.37
25 - 99 $ 3.14
100 - 249 $ 2.75
250 - 499 $ 2.58
500 - 749 $ 2.19
750 - 999 $ 1.85
1000 - 9999 $ 1.76
  View datasheet for SN74ABT16657DLR View product folder for SN74ABT16657DLR

Adjust your quantity during checkout

SN74ABT16657DLR-16-Bit Transceivers With Parity Generators / Checkers And 3-State Outputs

The 'ABT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive (1T/R\ or 2T/R\) input determines the direction of data flow. When 1T/R\ (or 2T/R\) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when 1T/R\ (or 2T/R\) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable (1 or 2) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD (or 2ODD) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD (or 2ODD) input. For example, if 1ODD is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.


In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the 1(or 2) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 1ODD is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then 1 is low, indicating a parity error.

To ensure the high-impedance state during power up or power down, should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16657 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16657 is characterized for operation from -40°C to 85°C.



View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00