The AHC174 devices are positive-edge-triggered D-type flip-flops with a direct clear (CLR)\ input and are designed for 2-V to 5.5-V VCC operation.
Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.
View datasheet View product folder