See datasheet for actual packaging/pinout drawings

Package | PIN:

DGG | 56


I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 4.37
10 - 24 $ 3.93
25 - 99 $ 3.66
100 - 249 $ 3.21
250 - 499 $ 3.01
500 - 749 $ 2.56
750 - 999 $ 2.16
1000 - 9999 $ 2.06
  View datasheet for SN74ALVCH16271DGGR View product folder for SN74ALVCH16271DGGR

Adjust your quantity during checkout

SN74ALVCH16271DGGR-12-Bit To 24-Bit Multiplexed Bus Exchanger With 3-State Outputs

This 12-bit to 24-bit bus exchanger is designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVCH16271 is intended for applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the clock-enable (CLKENA\) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port.

Transparent latches in the B-to-A path allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable (LE\) inputs are low. The select (SEL\) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables (OEA\, OEB\).

To ensure the high-impedance state during power up or power down, the output enables should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00