See datasheet for actual packaging/pinout drawings

Packaging

Package | PIN:

DGG | 56

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

SN74ALVCH16601DGGR


18-Bit Universal Bus Transceiver With 3-State Outputs

TI Store Price:

 
 
Qty.Price
1 - 9 $ 2.04
10 - 24 $ 1.76
25 - 99 $ 1.73
100 - 249 $ 1.41
250 - 499 $ 1.39
500 - 749 $ 1.16
750 - 999 $ 0.96
1000 - 9999 $ 0.82

Adjust your quantity during checkout

Texas Instruments SN74ALVCH16601DGGR

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB\ and OEBA\), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB\ and CLKENBA\) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB\ is active low. When OEAB\ is low, the outputs are active. When OEAB\ is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA\, LEBA, CLKBA, and CLKENBA\.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16601 is characterized for operation from –40°C to 85°C.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00