See datasheet for actual packaging/pinout drawings


Package | PIN:

DGG | 64


I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)


1-To-4 Address Register/Driver With 3-State Outputs

TI Store Price:

1 - 9 $ 7.25
10 - 24 $ 6.53
25 - 99 $ 5.95
100 - 249 $ 5.37
250 - 499 $ 4.87
500 - 749 $ 4.29
750 - 999 $ 3.80
1000 - 9999 $ 3.41

Adjust your quantity during checkout

Texas Instruments SN74ALVCH16832DGGR

This 1-bit to 4-bit address register/driver is designed for 1.65-V to 3.6-V VCC operation. This device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74ALVCH16832 can be used as a buffer or a register, depending on the logic level of the select (SEL)\ input.

When SEL\ is a logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (OE)\ inputs. Each OE\ controls two groups of seven outputs.

When SEL\ is a logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data at the A inputs is stored in the internal registers. OE\ operates the same as in the buffer mode.

When OE\ is a logic low, the outputs are in a normal logic state (high or low logic level). When OE\ is a logic high, the outputs are in the high-impedance state.

Neither SEL\ nor OE\ affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00