See datasheet for actual packaging/pinout drawings

Package | PIN:

DCT | 8

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 0.63
10 - 24 $ 0.56
25 - 99 $ 0.51
100 - 249 $ 0.43
250 - 499 $ 0.39
500 - 749 $ 0.30
750 - 999 $ 0.23
1000 - 9999 $ 0.20
  View datasheet for SN74AUC1G74DCTR View product folder for SN74AUC1G74DCTR

Adjust your quantity during checkout

SN74AUC1G74DCTR-Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00