See datasheet for actual packaging/pinout drawings

Package | PIN:

DSF | 6


I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 0.31
10 - 24 $ 0.27
25 - 99 $ 0.25
100 - 249 $ 0.21
250 - 499 $ 0.19
500 - 749 $ 0.15
750 - 999 $ 0.11
1000 - 9999 $ 0.10
  View datasheet for SN74AUP1G80DSFR View product folder for SN74AUP1G80DSFR

Adjust your quantity during checkout

SN74AUP1G80DSFR-Low-Power Single Postitive-Edge-Triggered D-Type Flip-Flop

The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family assures a low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see AUP – The Lowest-Power Family). This product also maintains excellent signal integrity (see Excellent Signal Integrity).

This is a single positive-edge-triggered D-type flip-flop. When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00