See datasheet for actual packaging/pinout drawings

Package | PIN:

DCK | 5


I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 0.22
10 - 24 $ 0.20
25 - 99 $ 0.18
100 - 249 $ 0.15
250 - 499 $ 0.14
500 - 749 $ 0.11
750 - 999 $ 0.08
1000 - 9999 $ 0.07
  View datasheet for SN74AUP1T17DCKR View product folder for SN74AUP1T17DCKR

Adjust your quantity during checkout

SN74AUP1T17DCKR-Low Power, 1.8/2.5/3.3-V In, 3.3-V CMOS Out, Single Schmitt-Trigger Buffer Gate

The SN74AUP1T17 performs the Boolean function Y = A with designation for logic-level translation applications with output referenced to supply VCC.

AUP technology is the industry–s lowest-power logic technology designed for use in extending battery-life in operating. All input levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply. This product also maintains excellent signal integrity.

The wide VCC range of 2.3 V to 3.6 V allows the possibility of switching output level to connect to external controllers or processors.

Schmitt-trigger inputs (ΔVT = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.

Ioff is a feature that allows for powered-down conditions (VCC = 0 V) and is important in portable and mobile applications. When VCC = 0 V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.

The SN74AUP1T17 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00