See datasheet for actual packaging/pinout drawings

Package | PIN:

YZP | 8

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 0.62
10 - 24 $ 0.55
25 - 99 $ 0.50
100 - 249 $ 0.43
250 - 499 $ 0.39
500 - 749 $ 0.30
750 - 999 $ 0.23
1000 - 9999 $ 0.20
  View datasheet for SN74AUP2G126YZPR View product folder for SN74AUP2G126YZPR

Adjust your quantity during checkout

SN74AUP2G126YZPR-Low-Power Dual Bus Buffer Gate With 3-State Outputs

The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see Figure 1 and Figure 2).

The SN74AUP2G126 is a dual bus driver/line driver with 3-state outputs, designed for 0.8-V to 3.6-V VCC operation. The outputs are disabled when the associated output-enable (OE) input is low. This device has the input-disable feature, which allows floating input signals.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

View datasheet
View product folder
Order SummaryEdit >
TMDSIDK574 (1)$959.00
Subtotal: $959.00
Shipping & Handling: -
Total (USD): $959.00