See datasheet for actual packaging/pinout drawings

Package | PIN:

DW | 24

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 1.50
10 - 24 $ 1.34
25 - 99 $ 1.24
100 - 249 $ 1.06
250 - 499 $ 0.98
500 - 749 $ 0.80
750 - 999 $ 0.64
1000 - 9999 $ 0.57
  View datasheet for SN74HC646DW View product folder for SN74HC646DW

Adjust your quantity during checkout

SN74HC646DW-Octal Bus Transceivers And Registers With 3-State Outputs

The ’HC646 devices consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the ’HC646 devices.

Output-enable (OE)\ and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either or both registers.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when OE\ is active (low). In the isolation mode (OE\ high), A data may be stored in one register and/or B data may be stored in the other register.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

When an output function is disabled, the input function is still enabled and can be used to store data. Only one of the two buses, A or B, may be driven at a time.

View datasheet
View product folder
Order SummaryEdit >
INA128PA (1)$0.00
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00