See datasheet for actual packaging/pinout drawings

Package | PIN:

NS | 20

Temp:

Q (-40 to 125)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 0.48
10 - 24 $ 0.42
25 - 99 $ 0.38
100 - 249 $ 0.33
250 - 499 $ 0.29
500 - 749 $ 0.23
750 - 999 $ 0.17
1000 - 9999 $ 0.15
  View datasheet for SN74LV373ATNSR View product folder for SN74LV373ATNSR

Adjust your quantity during checkout

SN74LV373ATNSR-Octal Transparent D-Type Latch With 3-State Output

The SN74LV373AT is an octal transparent D-type latch. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00