See datasheet for actual packaging/pinout drawings

Package | PIN:

DW | 20

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 0.60
10 - 24 $ 0.53
25 - 99 $ 0.48
100 - 249 $ 0.41
250 - 499 $ 0.37
500 - 749 $ 0.29
750 - 999 $ 0.22
1000 - 9999 $ 0.19
  View datasheet for SN74LV573ATDWR View product folder for SN74LV573ATDWR

Adjust your quantity during checkout

SN74LV573ATDWR-Octal Transparent D-type Latch With 3-State Outputs

The SN74LV573AT is an octal transparent D-type latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

To ensure the high-impedance state during power up or power down, OE shall be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00