See datasheet for actual packaging/pinout drawings

Package | PIN:

PW | 14

Temp:

M (-55 to 125)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 1.61
10 - 24 $ 1.45
25 - 99 $ 1.34
100 - 249 $ 1.17
250 - 499 $ 1.08
500 - 749 $ 0.91
750 - 999 $ 0.74
1000 - 9999 $ 0.68
  View datasheet for SN74LV74AMPWREP View product folder for SN74LV74AMPWREP

Adjust your quantity during checkout

SN74LV74AMPWREP-Enhanced Product Dual Positive-Edge-Triggered D-Type Flip-Flops

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V VCC operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00