See datasheet for actual packaging/pinout drawings

Package | PIN:

PW | 20


M (-55 to 125)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 3.62
10 - 24 $ 3.26
25 - 99 $ 3.03
100 - 249 $ 2.66
250 - 499 $ 2.49
500 - 749 $ 2.12
750 - 999 $ 1.79
1000 - 9999 $ 1.71
  View datasheet for SN74LV8154MPWREP View product folder for SN74LV8154MPWREP

Adjust your quantity during checkout

SN74LV8154MPWREP-Enhanced Product Dual 16-Bit Binary Counter With 3-State Output Registers

The SN74LV8154 is a dual 16 bit binary counter with 3-state output registers, designed for 2-V to 5.5-V VCC operation.

This 16 bit counter (A or B) feeds a 16 bit storage register and each storage register is further divided into an upper byte and lower byte. The GAL, GAU, GBL, and GBU inputs are used to select the byte that needs to be output at Y0-Y7. CLKA is the clock for A counter and CLKB is the clock for B counter. RCLK is the clock for the A and B storage registers. All three clock signals are positive-edge triggered.

A 32 bit counter can be realized by connecting CLKA and CLKB together and by connecting RCOA to CLKBEN.

To ensure the high-impedance state during power up or power down, GAL, GAU, GBL, and GBU should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00