See datasheet for actual packaging/pinout drawings

Package | PIN:

DGG | 48

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 1.18
10 - 24 $ 1.05
25 - 99 $ 0.97
100 - 249 $ 0.83
250 - 499 $ 0.77
500 - 749 $ 0.63
750 - 999 $ 0.50
1000 - 9999 $ 0.45
  View datasheet for SN74LVCH16240ADGGR View product folder for SN74LVCH16240ADGGR

Adjust your quantity during checkout

SN74LVCH16240ADGGR-16-Bit Buffer/Driver With 3-State Outputs

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V VCC operation.

The SN74LVCH16240A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable (OE)\ inputs.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

View datasheet
View product folder
Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00