See datasheet for actual packaging/pinout drawings

Package | PIN:

N | 14


C (0 to 70)

ECO Plan:

Pb-Free (RoHS)

TI Store Price:

1 - 9 $ 0.91
10 - 24 $ 0.81
25 - 99 $ 0.75
100 - 249 $ 0.64
250 - 499 $ 0.60
500 - 749 $ 0.49
750 - 999 $ 0.39
1000 - 9999 $ 0.35
  View datasheet for SN75C189N View product folder for SN75C189N

Adjust your quantity during checkout

SN75C189N-Quadruple Low-Power Line Receiver

The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.

These devices have an on-chip filter that rejects input pulses of less than 1-us duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.

The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189 and SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.

View datasheet
View product folder

Order SummaryEdit >
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00