See datasheet for actual packaging/pinout drawings

Package | PIN:

PM | 64


C (0 to 70)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

1 - 9 $ 8.67
10 - 24 $ 7.80
25 - 99 $ 7.29
100 - 249 $ 6.53
250 - 499 $ 6.10
500 - 749 $ 5.31
750 - 999 $ 4.59
1000 - 9999 $ 4.50
  View datasheet for TL16C750PM View product folder for TL16C750PM

Adjust your quantity during checkout

TL16C750PM-Single UART with 64-Byte Fifos, Auto Flow Control, Low-Power Modes

The TL16C750 is a functional upgrade of the TL16C550C asynchronous communications element (ACE), which in turn is a functional upgrade of the TL16C450. Functionally equivalent to the TL16C450 on power up (character or TL16C450 mode), the TL16C750, like the TL16C550C, can be placed in an alternate mode (FIFO mode). This relieves the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 64 bytes including three additional bits of error status per byte for the receiver FIFO. The user can choose between a 16-byte FIFO mode or an extended 64-byte FIFO mode. In the FIFO mode, there is a selectable autoflow control feature that can significantly reduce software overload and increase system efficiency by automatically controlling serial data flow through the RTS\ output and the CTS\ input signals (see Figure 1).

The TL16C750 performs serial-to-parallel conversion on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read the ACE status at any time. The ACE includes complete modem control capability and a processor interrupt system that can be tailored to minimize software management of the communications link.

The TL16C750 ACE includes a programmable baud rate generator capable of dividing a reference clock by divisors from 1 to (216 - 1) and producing a 16× reference clock for the internal transmitter logic. Provisions are also included to use this 16× clock for the receiver logic. The ACE accommodates a 1-Mbaud serial rate (16-MHz input clock) so a bit time is 1 us and a typical character time is 10 us (start bit, 8 data bits, stop bit).

Two of the TL16C450 terminal functions have been changed to TXRDY\ and RXRDY\, which provide signaling to a direct memory access (DMA) controller.

View datasheet
View product folder
Order SummaryEdit >
TMS320F28335ZJZA (1)$0.00
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00