The TLK2701 is a member of the transceiver family of multigigabit transceivers, intended for use in
ultrahigh-speed bidirectional point-to-point data transmission systems. The TLK2701 supports an effective
serial interface speed of 1.6 Gbps to 2.7 Gbps, providing up to 2.16 Gbps of data bandwidth.
The primary application of this chip is to provide very high-speed I/O data channels for point-to-point baseband
data transmission over controlled impedance media of approximately 50 Ω. The transmission media can be
printed-circuit board, copper cables, or fiber-optic cable. The maximum rate and distance of data transfer is
dependent upon the attenuation characteristics of the media and the noise coupling to the environment.
This device can also be used to replace parallel data transmission architectures by providing a reduction in the
number of traces, connector terminals, and transmit/receive terminals. Parallel data loaded into the transmitter
is delivered to the receiver over a serial channel, which can be a coaxial copper cable, a controlled impedance
backplane, or an optical link. It is then reconstructed into its original parallel format. It offers significant power
and cost savings over current solutions, as well as scalability for higher data rate in the future.
The TLK2701 performs data conversion parallel-to-serial and serial-to-parallel. The clock extraction functions
as a physical layer interface device. The serial transceiver interface operates at a maximum speed of 2.7 Gbps.
The transmitter latches 16-bit parallel data at a rate based on the supplied reference clock (GTX_CLK). The
16-bit parallel data is internally encoded into 20 bits using an 8-bit/10-bit (8B/10B) encoding format. The
resulting 20-bit word is then transmitted differentially at 20 times the reference clock (GTX_CLK) rate. The
receiver section performs the serial-to-parallel conversion on the input data, synchronizing the resulting 20-bit
wide parallel data to the extracted reference clock (RX_CLK). It then decodes the 20 bit wide data using
8-bit/10-bit decoding format resulting in 16 bits of parallel data at the receive data terminals (RXD0-15). The
outcome is an effective data payload of 1.28 Gbps to 2.16 Gbps (16 bits data x the GTX_CLK frequency).
The TLK2701 is housed in a high performance, thermally enhanced, 64-pin VQFP PowerPAD package. Use
of the PowerPAD package does not require any special considerations except to note that the PowerPAD, which
is an exposed die pad on the bottom of the device, is a metallic thermal and electrical conductor. It is
recommended that the TLK2701 PowerPAD be soldered to the thermal land on the board. All ac performance
specifications in this data sheet are measured with the PowerPAD soldered to the test board.
The TLK2701 provides an internal loopback capability for self-test purposes. Serial data from the serializer is
passed directly to the deserializer, allowing the protocol device a functional self-check of the physical interface. The TLK2701 has a loss of signal detection circuit for conditions where the incoming signal no longer has a
sufficient voltage amplitude to keep the clock recovery circuit in lock.
The TLK2701 allows users to implement redundant ports by connecting receive data bus terminals from two
TLK2701 devices together. Asserting the LCKREFN to a low state will cause the receive data bus terminals,
RXD[0:15], RX_CLK, and RKLSB, RKMSB/PRBS_PASS to go to a high-impedance state. This places the
device in a transmit-only mode since the receiver is not tracking the data.
The TLK2701 uses a 2.5 V supply. The I/O section is 3 V compatible. With the 2.5-V supply the chipset is very
power efficient consuming less than 350 mW typically. The TLK2701 is characterized for operation from -40°C
The TLK2701 is designed to be hot plug capable. An on-chip power-on reset circuit holds the RX_CLK low and
goes to high impedance to the parallel side output signal terminals during power up as well as goes to DOUTTXP
View datasheet View product folder