See datasheet for actual packaging/pinout drawings

Package | PIN:

DSQ | 10

Temp:

I (-40 to 85)

ECO Plan:

Green (RoHS & no Sb/Br)

TI Store Price:

Qty.Price
1 - 9 $ 0.59
10 - 24 $ 0.53
25 - 99 $ 0.49
100 - 249 $ 0.43
250 - 499 $ 0.40
500 - 749 $ 0.33
750 - 999 $ 0.27
1000 - 9999 $ 0.25
  View datasheet for TPS51206DSQR View product folder for TPS51206DSQR

Adjust your quantity during checkout

TPS51206DSQR-2A Peak Sink/Source DDR Termination Regulator with VTTREF Buffered Reference for DDR2/3/3L/4

The TPS51206 device is a sink and source double date rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low-input voltage, low-cost, low-external component count systems where space is a key consideration. The device maintains fast transient response and only requires 1 × 10-µF of ceramic output capacitance. The device supports a remote sensing function and all power requirements for DDR2, DDR3 and Low-Power DDR3 (DDR3L), and DDR4 VTT bus. The VTT current capability is ±2-A peak. The device supports all of the DDR power states, putting VTT to High-Z in S3 state (suspend to RAM) and discharging VTT and VTTREF in S4 or S5 state (suspend to disk).

The TPS51206 device is available in 10-Pin, 2 mm × 2 mm SON (DSQ) PowerPAD™ package and specified from –40°C to 85°C.

View datasheet
View product folder
Order SummaryEdit >
DRV8312DDWR (1)$0.00
ISO1050DUBR (1)$0.00
ISO7241CDW (1)$0.00
OPA365AID (1)$0.00
TPS54160DGQ (1)$0.00
Subtotal: $0.00
Shipping & Handling: -
Total (USD): $0.00